By Topic

Sub-500°C solid-phase epitaxy of ultra-abrupt p+-silicon elevated contacts and diodes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Y. Civale ; Lab. of Electron. Components, Delft Univ. of Technol., Netherlands ; L. K. Nanver ; P. Hadley ; E. J. G. Goudena
more authors

A well-controlled low-temperature process, demonstrated from 350°C to 500°C, has been developed for epitaxially growing elevated contacts and near-ideal diode junctions of Al-doped Si in contact windows to the Si substrate. A physical-vapor-deposited (PVD) amorphous silicon layer is converted to monocrystalline silicon selectively in the contact windows by using a PVD aluminum layer as a transport medium. This is a solid-phase-epitaxy (SPE) process by which the grown Si is Al-doped to at least 1018 cm-3. Contact resistivity below 10-7 Ω·cm2 is achieved to both p- and p+ bulk-silicon regions. The elevated contacts have also been employed to fabricate p+-n diodes and p+-n-p bipolar transistors, the electrical characterization of which indicates a practically defect-free epitaxy at the interface.

Published in:

IEEE Electron Device Letters  (Volume:27 ,  Issue: 5 )