Cart (Loading....) | Create Account
Close category search window
 

Quality factor enhancement of on-chip inductor by using negative impedance circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Pham, K.D. ; Tokyo Inst. of Technol., Yokohama, Japan ; Okada, K. ; Masu, K.

A method to improve quality factor (Q) value of inductor is presented in this paper. A negative impedance circuit (NIC) is employed to reduce parasitic resistances and parasitic capacitances of oxide layer and silicon substrate. Simulation results show that the inductor with NIC can improve Q up to 23.1% compared to the inductor without NIC. In frequency range from 2GHz to 6GHz, Q is improved significantly. Moreover, unconsidered reduction in self-resonant frequency of the inductor is also observed.

Published in:

Silicon Monolithic Integrated Circuits in RF Systems, 2006. Digest of Papers. 2006 Topical Meeting on

Date of Conference:

18-20 Jan. 2006

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.