Skip to Main Content
SEE testing performed on PLL and LVDS circuits showed both are immune to SEL to a LET of 108 MeV-cm2/mg. Temporary phase shifts and frequency changes caused by SET in the PLL are investigated.
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.© Copyright 2015 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.