By Topic

Real Chip Size Three-Dimensional Stacked Package

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
T. Yamazaki ; Jisso & Production Technol. Res. Labs., NEC Corp., Kanagawa, Japan ; Y. Sogawa ; R. Yoshino ; K. Kata
more authors

As mobile electronics products become more compact and lighter and perform better, the need to decrease the number of large-scale integration (LSI) packages mounted on each board as well as decreasing their mounting area is increasing. This paper describes a newly developed ultrahigh-density three-dimensional (3-D) stacked package called a flexible carrier folded real chip size package (FFCSP). The FFCSP is constructed by stacking very thin single chip packages of real chip size on top of one another. Each single chip package consists of an LSI chip and a small piece of flexible printed circuit (FPC), which has an insulating layer made of thermoplastic resin. The FFCSP's advantages are its ultrasmall size, thinness, highly flexible assembly, and a good test yield compared with conventional 3–D stacked packages. The FFCSP will enable the future miniaturization and raise the functionality of the next wave of mobile electronics products.

Published in:

IEEE Transactions on Advanced Packaging  (Volume:28 ,  Issue: 3 )