By Topic

A 285-MHz pipelined MAP decoder in 0.18-μm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Seok-Jun Lee ; DSP Solutions R&D Center, Texas Instrum. Inc., Dallas, TX, USA ; Shanbhag, N.R. ; Singer, A.C.

Presented in this paper is a pipelined 285-MHz maximum a posteriori probability (MAP) decoder IC. The 8.7-mm2 IC is implemented in a 1.8-V 0.18-μm CMOS technology and consumes 330 mW at maximum frequency. The MAP decoder chip features a block-interleaved pipelined architecture, which enables the pipelining of the add-compare-select kernels. Measured results indicate that a turbo decoder based on the presented MAP decoder core can achieve: 1) a decoding throughput of 27.6 Mb/s with an energy-efficiency of 2.36 nJ/b/iter; 2) the highest clock frequency compared to existing 0.18-μm designs with the smallest area; and 3) comparable throughput with an area reduction of 3-4.3× with reference to a look-ahead based high-speed design (Radix-4 design), and a parallel architecture.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:40 ,  Issue: 8 )