By Topic

Trap generation in gate oxide layer of MOS structures encapsulated by silicon nitride

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
S. Fujita ; Kyoto University, Kyoto, Japan ; Y. Uemoto ; A. Sasaki

Mechanism of trap generation in gate oxide of MOS structure encapsulated by silicon nitride (SiN) is experimentally investigated. Plasma damage results positive charges but few hot-electron traps in the gate oxide layer. Generation of hot-electron traps is attributed to the affects of SiN encapsulant during the device operation. Lower rf power and higher SiH4flow rate for the SiN deposition, and subsequent thermal annealing in H2are desirable to reduce the instability. When fluorinated SiN is used as an encapsulant, the generation of hot-electron traps is successfully suppressed, suggesting possibility to realize higher reliable devices.

Published in:

Electron Devices Meeting, 1985 International  (Volume:31 )

Date of Conference: