By Topic

A framework for the design of error-aware power-efficient fixed-width Booth multipliers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Song, Min An ; Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei, Taiwan ; Lan-Da Van ; Chih-Chyau Yang ; Shih-Chieh Chiu
more authors

In this paper, a framework of designing a low-error and power-efficient two's-complement fixed-width Booth multiplier that receives two n-bit numbers and produces an n-bit product is proposed. The design methodology of the framework involving four steps results in one better error-compensation bias. The better error-compensation bias can be mapped to a simple low-error fixed-width Booth multiplier with a little penalty in power consumption. For the benchmark of 8×8 multipliers, the simulation results show that a reduction of 82.04% average error compared to that using the direct-truncated fixed-width Booth multiplier can be obtained. Moreover, the power consumption can be reduced by 40.68% compared to that of full-precision Booth multiplier design.

Published in:

Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on

Date of Conference:

23-26 May 2005