By Topic

Material characterization for nano wafer level packaging application

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Sau Koh ; Packaging Res. Center, Georgia Inst. of Technol., Atlanta, GA, USA ; Rajoo, R. ; Tummala, R. ; Saxena, A.
more authors

As the feature size of integrated circuit (IC) packages needs to be decreased significantly, computational methods in conjunction with experimental data have been employed to study the mechanical issues, which have become a concern for the components reliability. In this paper, the issues associated with and experimental methods necessary to perform material characterization for nano-wafer level packaging application will be investigated. Firstly, the need for nano-indentation to accurately characterize the modulus and hardness of copper thin film will be presented. Furthermore, some of the problems such as strain rate and thickness effects associated with extracting the modulus using nano-indentation will be addressed. Lastly, results from a fatigue experiment on a 200 μm pitch solder column will also be given and factors affecting the failure criterion of these solder columns in fatigue conditions will be investigated.

Published in:

Electronic Components and Technology Conference, 2005. Proceedings. 55th

Date of Conference:

31 May-3 June 2005