By Topic

Simultaneous peak and average power minimization during datapath scheduling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
S. P. Mohanty ; Dept. of Comput. Sci. & Eng., Univ. of North Texas, Denton, TX, USA ; N. Ranganathan

In low-power design for deep submicrometer and nanometer regimes, peak power, power fluctuation, average power, and total energy are equally important design constraints. In this paper, we propose datapath scheduling algorithms for simultaneous minimization of peak and average power. The minimization schemes based on integer linear programming are developed for the design of datapaths that can function in three modes of operation: 1) single supply voltage and single frequency; 2) multiple supply voltages and dynamic frequency clocking (MVDFC); and 3) multiple supply voltages and multicycling. The techniques are evaluated by estimating the peak power consumption, the average power consumption and the power delay product of selected high level synthesis benchmark circuits for different resource constraints. Experimental results indicate that combining multiple voltages and dynamic frequency clocking as in the MVDFC scheme, yields significant reductions in the peak power, the average power, and the power delay product.

Published in:

IEEE Transactions on Circuits and Systems I: Regular Papers  (Volume:52 ,  Issue: 6 )