By Topic

Domain strategy and coverage metric for validation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Luo Chun ; Nat. ASIC Syst. Eng. Res. Center, Southeast Univ., Nanjing, China ; Yang Jun ; Shi Longxing ; Wu XuFan
more authors

An innovative domain strategy and coverage metric for integrated circuit design validation is proposed. The domain strategy generates test points to examine the borders of a domain to detect whether a design fault has occurred, as either one or more of these borders have shifted or else the corresponding predicate relational operator has changed. The domain coverage metric is applied to measure the completeness and quality of the validation approach. The domain strategy and coverage metric have been implemented using VPI (Verilog procedural interface) and have been applied to validation of industry circuits under design. Our domain coverage tool works smoothly with simulator and vector generator. The results showed that the domain strategy is efficient in generating test points, and the domain coverage metric is powerful in finding potential boundary faults.

Published in:

Quality of Electronic Design, 2005. ISQED 2005. Sixth International Symposium on

Date of Conference:

21-23 March 2005