By Topic

SoC design methodology: a practical approach

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
A. Jain ; Texas Instrum. Inc., Dallas, TX, USA ; A. Saha ; J. Rao

Today's deep sub-micron semiconductor technology has enabled large-scale integration of multi-million gates consisting of reusable intellectual property (IP), on-chip memory and user-defined logic on a single chip. The design of such SoC has introduced several challenges in terms of increased design complexity in the areas of functional verification, timing closure, physical design, signal integrity, reliability, manufacturing test and package design. This tutorial discusses a methodology that is based on the successful design of several digital dominated SoCs such as high-speed low-cost communications processors, VOP and DSL devices, high performance audio and video processors at Texas Instruments. It provides a complete breadth of digital chip design techniques. In addition, it covers some issues related to mixed-signal SoC and hierarchical design. Design tradeoffs are discussed to handle the SoC complexity, and yet meet the time-to-market demands. We review different methodologies that are followed in the industry to design these chips. Following topics are covered with examples to explain design challenges and the approaches used to address them: design planning; functional verification; design for test (DFT); synthesis, floor-planning and STA; design closure; manufacturing tests and future challenges.

Published in:

18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design

Date of Conference:

3-7 Jan. 2005