By Topic

FPGA implementation of 4×4 MIMO test-bed for spatial multiplexing systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
M. Cui ; Graduate Sch. of Sci. & Eng., Tokyo Inst. of Technol., Japan ; H. Murata ; K. Araki

Multiple input multiple output (MIMO) transmission techniques hold the potential of dramatically increasing the data rates and spectral efficiency of wireless communication systems. However, since multiple transmitters and receivers are required, a large number of channel emulators are also required for in-lab experiments, resulting in an increase in equipment cost. This paper describes an implementation of received signal generator for a 4×4 MIMO transmission in one FPGA chip which can be utilized as a real-time MIMO spatial multiplexing system test-bed. Our experimental results demonstrate that the CDF and channel correlations of emulated Rayleigh fading under this fading channel approach the theoretical values.

Published in:

Personal, Indoor and Mobile Radio Communications, 2004. PIMRC 2004. 15th IEEE International Symposium on  (Volume:4 )

Date of Conference:

5-8 Sept. 2004