By Topic

A weighted fair queuing finishing tag computation architecture and implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

This paper investigates a customized implementation for Xilinx Virtex Pro board of a weighted fair queuing (WFQ) tag scheduler that has the capacity to serve 8,000 individual sessions at over 100MHz. The implementation is actually capable of handling up to 64,000 different sessions requiring only the use of a minimal size FPGA. This represents an excellent hardware cost for a next generation terabit router.

Published in:

SOC Conference, 2004. Proceedings. IEEE International

Date of Conference:

12-15 Sept. 2004