Skip to Main Content
The proposed design demonstrates a new high-speed, low-power methodology in a 32 Kb SRAM cache. A fast cycle time of up to 3 GHz is accomplished by using pipelined asynchronous decoders along with a parallel local/global decoding scheme. Power consumption is minimized by using current mode reads and writes throughout the design. The resulting cache operates with an average power dissipation of 390mW at 2GHz in 1.8V, 0.18μm bulk CMOS technology.