This paper presents a new method for multilevel clock recovery for high speed serial links. This all-digital implementation requires little overhead and no special encoding of data streams is required. A high speed 2-bit ADC is designed and presented for clock recovery purpose.
Published in:
SOC Conference, 2004. Proceedings. IEEE International
Date of Conference: 12-15 Sept. 2004