Referenced Items are not available for this document.
In this work, the implementation of a high speed analog-to-digital converter (ADC) for SONET OC-192 is discussed. Following a system level analysis, it is shown that in CMOS technology the sample and hold circuit represents one of the main bottleneck for implementing an ADC for this application. To satisfy SONET requirements a CMOS sample and hold circuit is proposed that can be used to implement a 6 bit 10 GS/s interleaved ADC.
Published in:
SOC Conference, 2004. Proceedings. IEEE International
Date of Conference: 12-15 Sept. 2004
- Page(s):
- 41 - 44
- Print ISBN:
- 0-7803-8445-8
- INSPEC Accession Number:
- 8169670
- Digital Object Identifier :
- 10.1109/SOCC.2004.1362344
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
