By Topic

Design and performance of the low noise cascode IC for wireless applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Dabrowski, J. ; Ericsson AB, Stockholm, Sweden ; Nosal, Z. ; Abramowicz, A. ; Adamski, M.
more authors

The paper presents the design and test results of a novel low noise cascade amplifier IC for applications in the GSM and WCDMA base station receivers. The selection of transistor geometry to minimize noise figure and the factors affecting the intermodulation properties are discussed. Stability of the cascade circuit and the interaction with the package is examined and the guidelines for optimum design are formulated. The resulting CGY2J07 dual cascade chip manufactured by OMMIC demonstrates minimum noise figure NFmin = 0.35 dB in the 2 GHz band and in a balanced amplifier configuration provides > 23 dB gain with the input IP3 value of 9 dBm and NF below 0.7 dB. This is the only chip currently available on the market with this level of performance.

Published in:

Microwaves, Radar and Wireless Communications, 2004. MIKON-2004. 15th International Conference on  (Volume:3 )

Date of Conference:

17-19 May 2004