By Topic

System-on-chip design with dataflow architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Baifeng Wu ; Fudan Univ., Shanghai, China ; Peng, C.

This work presents a practical approach to implement dataflow dominated system-on-chip system with real-time requirements. With dataflow model and a virtual component (VC)-oriented implementation architecture, the approach has the advantages of effectively supporting design reuse or reconfiguration. Single bus architecture reduces the design complexity and implementation cost and provides an effective way to meet real-time constraints. Based on the architecture some important aspects such as bus arbitrating, VC framework are described, these techniques are critical factors for achieving design goal.

Published in:

Computer Supported Cooperative Work in Design, 2004. Proceedings. The 8th International Conference on  (Volume:2 )

Date of Conference:

26-28 May 2004