By Topic

Microprocessor power optimization through multi-performance device insertion

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

A paradigm shift for multi-performance device insertion from optimizing product-level performance to total power is elucidated. The key limitations of a performance-based insertion methodology are reviewed, where an increase in standby current is sacrificed for an unobservable clock frequency gain. The power optimization, which is based on nodal activity factors and state probabilities, enables a 5% to 8% total power reduction on three mature mega-block designs from two separate 90nm technology generation microprocessors while maintaining constant performance.

Published in:

VLSI Circuits, 2004. Digest of Technical Papers. 2004 Symposium on

Date of Conference:

17-19 June 2004