Referenced Items are not available for this document.
A new lock-based cache scheme which incorporates synchronization into the cache coherency mechanism is presented. With this scheme high-level synchronization primitives, as well as low-level ones, can be implemented without excessive overhead. Cost functions for well-known synchronization methods are derived for invalidation schemes, write update schemes, and the authors' lock-based scheme. To predict the performance implications of the new scheme accurately, a new simulation model embodying a widely accepted paradigm of parallel programming is developed. It is shown that that authors' lock-based protocol outperforms existing cache protocols
Published in:
Computer Architecture, 1990. Proceedings., 17th Annual International Symposium on
Date of Conference: 28-31 May 1990
- Page(s):
- 27 - 37
- Meeting Date :
- 28 May 1990-31 May 1990
- Print ISBN:
- 0-8186-2047-1
- INSPEC Accession Number:
- 3820212
- Conference Location :
- Seattle, WA
- Digital Object Identifier :
- 10.1109/ISCA.1990.134504
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
