By Topic

The design of a charge-integrating modified floating-point ADC chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
T. Zimmerman ; Fermi Nat. Accel. Lab., USA ; J. R. Hoff

One of the challenges posed by calorimeters in high-energy physics experiments is digitizing wide dynamic range charge signals at high rate to a specified precision. One response to this challenge is the development of the QIE (charge integrator and encoder) concept. A QIE chip divides the input signal into multiple ranges, with each range integrating a scaled fraction of the signal. The range integrators are offset so that for any given signal magnitude, only one range will be selected as valid. The selected range integrator output is digitized to form a mantissa, and a digital code associated with that range forms an exponent. The resulting modified floating-point output format gives approximately constant measurement precision over a wide dynamic range. Floating-point converter designs are usually tailored for a specific application. A general description of the QIE concept shows how parameters are chosen to suit the application. The design of a mixed-signal chip that has been produced for a specific experiment is presented.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:39 ,  Issue: 6 )