By Topic

Programming the data structure accelerator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Zippel, R. ; Dept. of Comput. Sci., Cornell Univ., Ithaca, NY, USA

A fine-grained, massively parallel SIMD (single-instruction-stream, multiple-data-stream) architecture, called the data structure accelerator, is presented, and its use in a number of problems in computational geometry is demonstrated. This architecture is extremely dense and highly scalable. Systems of 106 processing elements can be feasibly embedded in workstations. It is proposed that this architecture be used in tandem with conventional, single-sequence machines and with small-scale, shared-memory multiprocessors. A language for programming such heterogeneous systems that smoothly incorporates the SIMD instructions of the data structure accelerator with conventional single sequence code is presented

Published in:

Information Technology, 1990. 'Next Decade in Information Technology', Proceedings of the 5th Jerusalem Conference on (Cat. No.90TH0326-9)

Date of Conference:

22-25 Oct 1990