By Topic

CMOS threshold voltage extractor circuits and theirs applications in VLSI designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Popa, C. ; Fac. of Electron. & Telecommun., Politehnic Inst. of Bucharest, Romania ; Manolescu, A.M.

Two new threshold voltage extractor circuits,will be presented. In order to achieve a full CMOS compatibility, only MOS transistors working in saturation will be used, resulting very small silicon areas consumption (22μmx15μm and 33μmx23μm, respectively). The quantitative evaluation of the threshold voltage computing error will be made taking into account the second-order effects, which affect the MOS transistor operation. The SPICE simulations confirm the theoretical estimations: a linear decreasing with temperature of the threshold voltage and relatively small values of the temperature coefficients of reference voltages (22ppm/K and 16ppm/K, respectively). The very small supply voltage (1.5V) makes the proposed circuits valuable for low-voltage applications.

Published in:

Semiconductor Conference, 2003. CAS 2003. International  (Volume:2 )

Date of Conference:

28 Sept.-2 Oct. 2003