By Topic

A 10 b 150 MS/s 123 mW 0.18 /spl mu/m CMOS pipelined ADC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Sang-Min Yoo ; Samsung Electron., Yongin, South Korea ; Jong-Bum Park ; Hee-Suk Yang ; Hyuen-Hee Bae
more authors

A 10 b 150 MHz multi-bit-per-stage single-channel CMOS pipelined ADC, incorporating temperature- and supply-insensitive CMOS references and improved gate-bootstrapping techniques for a wideband SHA, achieves a SNDR of 52 dB and SFDR of 65 dB at 150 MS/s. The ADC, fabricated in 0.18 /spl mu/m CMOS, occupies an active die area of 2.2 mm/sup 2/ and consumes 123 mW at 1.8 V.

Published in:

Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International

Date of Conference:

13-13 Feb. 2003