A new layout optimization methodology for CMOS complex gates | IEEE Conference Publication | IEEE Xplore