By Topic

A low jitter, fast recoverable, fully analog DLL using tracking ADC for high speed and low stand-by power DDR I/O interface

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Se Jun Kim ; Memory R&D, Hynix Semicond., Kyoungki, South Korea ; Sang Hoon Hong ; Jae-Kyung Wee ; JIn Hong Ahn
more authors

For high bandwidth and low stand-by power DDR (Double Data Rate) I/O interface, a new fully analog DLL (Delay Locked Loop) are designed and implemented in 0.16 /spl mu/m DRAM process. Utilizing a tracking ADC (Analog-to-Digital Converter), a large stand-by current of the analog DLL is suppressed without losing locking information nor compromising jitter performance. Two-step duty correction scheme using multiphase clocks and phase mixing corrects an inherent duty-error of a system clock with more precision and speed, especially for a large duty-error. Proposed DLL has a 100 MHz/spl sim/520 MHz wide lock-range and a 65 psec peak-to-peak jitter and 0.064 psec/mv supply sensitivity at 2.3 v supply voltage consuming 1.1 mA of stand-by current.

Published in:

VLSI Circuits, 2003. Digest of Technical Papers. 2003 Symposium on

Date of Conference:

12-14 June 2003