By Topic

Cosmic-ray multi-error immunity for SRAM, based on analysis of the parasitic bipolar effect

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
K. Osada ; Central Res. Lab., Hitachi Ltd., Tokyo, Japan ; K. Yamaguchi ; Y. Saitoh ; T. Kawahara

This paper describes an investigation of cosmic-ray-induced multi-cell error (MCE) behavior in SRAMs through device- and circuit-level simulation methods developed on the basis that a parasitic bipolar effect is responsible for such errors. The first demonstration that the maximum number of cell errors per cosmic-ray strike depends on the number of cells between well contacts (Nc) is presented. The results are applied in an error checking and correction (ECC) design guideline for the handling of cosmic-ray-induced multi-cell errors. A new architecture is proposed, in which matching of addresses to memory cells is consideration of the Nc. This architecture reduced soft error rate (SER) for an SRAM fabricated by using 0.13-/spl mu/m CMOS technology by 88%.

Published in:

VLSI Circuits, 2003. Digest of Technical Papers. 2003 Symposium on

Date of Conference:

12-14 June 2003