A design for digital, dynamic clock deskew | IEEE Conference Publication | IEEE Xplore