By Topic

A DSP-based technique for high-speed A/D conversion to generate coherently sampled sequences

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Fink, R.J. ; Texas A&M Univ., College Station, TX, USA ; Yeary, M.B. ; Burns, M. ; Guidry, D.W.

This paper presents a digital signal processor (DSP) based device that will digitize a high speed analog signal. The device takes advantage of a new undersampling strategy which employs two clocks, rather than employing a traditional swept delay generator. The random access memory of the DSP and the signal processing capabilities are employed so that the signal is sampled over an integer number of cycles, thus insuring coherency in the sampled data set. Coherency is important property that eliminates additional unwanted discontinuities in a data set which introduces unwanted artifacts in the signal's spectral content. An illustration of the new device is presented in the paper, in addition to laboratory measurements. The results also indicate that the new technique is competitive with solutions that exist in the current literature.

Published in:

Instrumentation and Measurement, IEEE Transactions on  (Volume:52 ,  Issue: 3 )