By Topic

Measurement and SPICE prediction of sub-picosecond clock jitter in A/D converters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Zanchi, A. ; Texas Instrum. Inc., Dallas, TX, USA ; Papantonopoulos, I. ; Tsay, F.

We propose an innovative characterization technique that allows us to discriminate noise contributions due to jitter from other phenomena (voltage reference and substrate noise, high-amplitude effects) in A-to-D converters. The jitter estimated with this method closely matches that inferred from the signal-to-noise ratio at high input frequencies, where noise is dominated by the aperture uncertainty. At the sub-picosecond level required for the 14-b high-IF ADC under test, any off-chip disturbances substantially affect the accuracy of the measurement. In order to characterize the uncertainty, first the phase noise spectrum of the external clock source is measured and converted into jitter by way of a rigorous formula. Then, the timing ambiguity associated with the on-chip clock pre-amplification and distribution circuitry is simulated via standard Spice techniques, providing results in agreement with experimental evidence. The paper provides tools to isolate the main noise sources in the clock circuit, and optimize it for low jitter in the early simulation phase. Moreover, it arms the designer with a robust yet easy experimental method to assess the jitter value, and interpret the SNR data gathered from test silicon.

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:5 )

Date of Conference:

25-28 May 2003