By Topic

Comparison of synthesized bus and crossbar interconnection architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Lahtinen, V. ; Inst. of Digital & Comput. Syst., Tampere Univ. of Technol., Finland ; Salminen, E. ; Kuusilinna, K. ; Hamalainen, T.

This paper presents a modular way to synthesize on-chip interconnection architectures for very large scale integrated (VLSI) systems using generic components. The components use a standard interface and, therefore, the functionality of the system can be designed separately from the architecture. Examples from different ends of the performance and cost spectrum are presented. A bus is a simple interconnection that is still powerful enough for many applications. When larger transmission bandwidths are needed, also a crossbar can be considered. The choice of the utilized network should be based on the requirements of the application. The most important metrics helping the decision process are interconnection area and throughput. A bus network is found to be considerably smaller in area than a crossbar but the throughput of a crossbar is over two times higher in large data transfers. The throughput of the examined complex crossbar is mainly bounded by arbitration latencies.

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:5 )

Date of Conference:

25-28 May 2003