By Topic

Design of a self-timed asynchronous parallel FIR filter using CSCD

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Lampinen, H. ; Inst. of Digital & Comput. Syst., Tampere Univ. of Technol., Finland ; Perala, P. ; Vainio, O.

This paper presents a self-timed, asynchronous, parallel finite impulse response (FIR) filter architecture capable of high-speed operation. Using self-timed, parallel structures even slow calculation blocks, such as simple multiplier-accumulators (MACs), can be used to implement high-speed filters. The building blocks are implemented using specific current-sensing completion detection (CSCD) standard cells also presented in this paper. The simulation results are very promising and especially the design of the control revealed several pitfalls and possibilities that require specific solutions when designing asynchronous circuits.

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:5 )

Date of Conference:

25-28 May 2003