By Topic

Development of 2.4 GHz RF transceiver front-end chipset in 0.25 μm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
S. Sarkar ; Adv. VLSI Design Lab., Indian Inst. of Technol., Kharagpur, India ; P. Sen ; A. Raghavan ; S. Chakarborty
more authors

This paper presents the design of a 2.4 GHz RF transceiver front-end chipset in 0.25 μm CMOS technology. The designed chipset includes a fully monolithic receiver front end consisting of LNA, mixer and two variations of power amplifiers (PA), one for high output power and efficiency, and the other for good linearity. The integrated receiver provides simulated voltage gain of 22.7 dB, NF of 6.6 dB, IIP3 of -15.5 dBm, and consumes 21 mW power from a 1.5 volt power supply. The high-efficiency versions utilize class F/inverse class F matching to achieve power added efficiency (PAE) of over 50% with an output power of up to 350 mW. The linear PA utilizes differential class B push pull architecture and provides an IM3 less than -35 dB with a 22.5 dBm output power and power added efficiency (PAE) of 20%. The circuits are under fabrication in National Semiconductor's 0.25 μm CMOS facility and the measurement results will be presented in the final version.

Published in:

VLSI Design, 2003. Proceedings. 16th International Conference on

Date of Conference:

4-8 Jan. 2003