Cart (Loading....) | Create Account
Close category search window
 

Circuits for digital signal processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Barral, H. ; Thomson-CSF LCR, Orsay, France ; Moreau, N.

This paper discusses two custom integrated circuits designed to perform the functions of signal correlation and lattice filtering (MA or AR). Each circuit is decomposed into P operators, each being a direct implementation of the equations. To allow concurrent use of an arbitrary number of operators and to simplify inter-module connections (both within and between chips), a bit-serial architecture was adopted. These chips can be cascaded; computation speed is independent of model order in both types of calculations. These chips have been designed to operate at a sample frequency between 0 and 300 kHz for the correlator, 0 and 150 kHz for the lattice filter.

Published in:

Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '84.  (Volume:9 )

Date of Conference:

Mar 1984

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.