By Topic

General models and algorithms for over-the-cell routing in standard cell design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Cong, J. ; Dept. of Comput. Sci., Illinois Univ., Urbana, IL, USA ; Preas, B. ; Liu, C.L.

When an over-the-cell routing layer is available for a VLSI standard cell layout, efficient utilization of routing space over the cells can significantly reduce layout area. Three physical models are presented to utilize the area over the cells for routing in standard cell designs. Also presented are efficient algorithms to choose and to route a planar subset of nets over the cells so that the resulting channel density is reduced as much as possible. For each of the physical models, it is shown how to arrange inter-cell routing, over-the-cell routing and power/ground buses to achieve valid routing solutions. Each algorithm exploits the particular arrangement in the corresponding physical model and produces provably good results in polynomial time. The saving in routing area achieved by these algorithms is up to 21 %

Published in:

Design Automation Conference, 1990. Proceedings., 27th ACM/IEEE

Date of Conference:

24-28 Jun 1990