By Topic

Integrated Services Packet Network Using Bus Matrix Switch

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
S. Nojima ; Fujitsu Labs., Kawasaki, Japan ; E. Tsutsui ; H. Fukuda ; M. Hashimoto

For several years, Fujitsu has been researching and developing high-speed packet switching networks, the result being an integrated multimedia information networks architecture. This architecture has already been applied to LAN systems and can now be applied to wide area corporate networks thanks to the new developments described in this paper. The most important technology-the bus matrix switch-provides a quantum leap in processing capacity up to several Gbit/s (few millions of packets every second), while keeping a very low switching delay. The performance evaluation based on our prototype models is also considered in detail. For example, a voice delay of less than 20 ms is obtained for five-hop communication. The new technologies will greatly improve for computer networks and will also enable basic and broadband ISDN.

Published in:

IEEE Journal on Selected Areas in Communications  (Volume:5 ,  Issue: 8 )