By Topic

Gauss: a single-stage ATM switch with output buffering

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

A high performance ATM switch architecture, named Gauss, has been proposed. Using traffic observations and known design principles a number of favourable properties have been obtained. Due to a fully interconnected architecture the Gauss ASE (ATM switching element) is nonblocking and can be used for multi and broadcast traffic. Due to its modularity the Gauss ASE can grow towards a large single-stage output buffered switch fabric that can offer low delays and low delay jitter and which is probably easier to manage. The suitability for VLSI has been shown; only two types of integrated circuits are needed. Inputs are allowed to operate asynchronously and, if necessary, loss priority can also be handled. The Gauss ASE can be made fault tolerant by providing spare inputs and outputs

Published in:

Integrated Broadband Services and Networks, 1990., International Conference on

Date of Conference:

15-18 Oct 1990