Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Statistical bin limits: an approach to wafer dispositioning in IC fabrication

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Illyes, S. ; Intel Corp., Rio Rancho, NM, USA ; Baglee, D.

The methodology of selecting and implementing statistical bin limits (SBLs) for wafer-level testing is discussed. Improvements in the manufacturing flow are discussed. It is found that SBLs can detect process shifts, reject misprocessed material, aid in the streamlining of packaged units, and increase the cost effectiveness of these units. It is shown that the methodology does not add to the complexity of the sort flow. Implementation and maintenance are straightforward and simple

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop, 1990. ASMC 90 Proceedings. IEEE/SEMI 1990

Date of Conference:

11-12 Sep 1990