By Topic

Modeling the critical area in yield forecasts

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

Semiconductor device yield is determined primarily by the defect density and the critical area, i.e., that portion of the circuit active area in which the occurrence of a defect results in yield loss. A mathematical theory is developed for fault probability and critical area in terms of device geometry and defect size distribution. Equations are derived for its computation for different geometries, and the physical significance of the parameters contained in the equations is discussed.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:20 ,  Issue: 4 )