By Topic

Micropower high-performance SC building block for integrated low-level signal processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

A switched-capacitor instrumentation amplifier which uses correlated-double sampling to reduce the amplifier offset is discussed. Additional offset caused by clock-related charge injection is cancelled by a symmetrical differential circuit topology and a three-phase clocking scheme. An experimental low-power test cell has been integrated, showing 100 μV equivalent offset voltage and input noise equal to 270 μV. For a fixed gain equal to 10- and 9-kHz sampling frequency, the power dissipation is 36 μW (power supply: 5 V); the circuit measures only 0.2 mm/SUP 2/.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:20 ,  Issue: 4 )