By Topic

A redundancy circuit for a fault-tolerant 256K MOS RAM

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

A multiple word/bit line redundancy technique introduced into a fault-tolerant 256K MOS RAM is described. The address of the defective lines are stored in spare decoders and defective lines are replaced by redundant lines. New electrically programmable elements are used in these spare decoders. Yield improvement as a result of the implementation of the redundant lines is discussed, and a detailed description of the redundancy circuit design is given. The redundancy occupies less than 10 percent of the whole chip area of the 256K MOS RAM. The good (defect-free) chip functions without any degradation of speed and power caused by the redundancy, while the power consumption and access time increases in the repaired chip are 10 and 25 percent, respectively.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:17 ,  Issue: 4 )