By Topic

Application of Line-Edge Profile Simulation to Thin-Film Deposition Processes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

A computer simulation program based on a segment-motion model has been developed to investigate thin-film-deposition processes. This simulation program is used to study the physical phenomena in the thin-film-deposition process as well as the effects of different tooling configurations and operating conditions. The simulated results are compared with experimental results obtained from an electron-gun evaporator with planetary tooling and from a planarizing sputtered quartz system to verify the accuracy of the simulation and to illustrate important phenomena during the deposition process. The simulation program is also used in exploratory studies to find the optimum source angle for step coverage in a typical planetary evaporator. The step coverage is found to change only slightly for wafers at different locations on the planet, but can change significantly depending on the pattern orientation on the wafers if the wafer rotation is not independent of the planet rotation. A study of the sputtered quartz planarization process shows that the growth of different topological features can be accurately predicted from the change in deposition and etching rate as a function of the angle of incidence. In particular, the increased deposition near a conductor edge is attributed to the propagation of a growth front from the sidewall boundary conditions.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:15 ,  Issue: 4 )