By Topic

A novel low-power static I/sup 2/L RAM cell using aluminum Schottky clamps

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

A novel bipolar RAM cell is introduced, which combines low standby power with high-speed read and write capability. In the standby mode, the operation is entirely static at a power level of less than 1 /spl mu/W/cell. Read and write selection are performed by an increase of cell current, while discrimination is based on the fact that a cell is selected during only a certain period of time. Investigations on exploratory chips containing 4/spl times/1 arrays have demonstrated the feasibility of large arrays, and have shown a minimum read delay of 12 ns, when a sense voltage of 200 mV difference between the bit lines is used. Improvements in cell layout have led to a unit cell area of 2750 /spl mu/m/SUP 2/ using 5 /spl mu/m design rules, which would enable the realization of a 4 kbit RAM on a 15 mm/SUP 2/ chip. Read access and cycle time for this RAM are predicted to be 65 ns and 160 ns, respectively, at a peak power dissipation of 50 mW.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:14 ,  Issue: 6 )