By Topic

Negative dynamic resistance in MOS devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

An electro thermal model is presented to explain negative dynamic resistance phenomena observed in the saturation region of MOS transistors operating at moderate and elevated power levels (P/SUB d/≥300 mW).

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:13 ,  Issue: 3 )