By Topic

Stable round-robin scheduling algorithms for high-performance input queued switches

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Jing Liu ; Dept. of Comput. Sci., Hong Kong Univ. of Sci. & Technol., Kowloon, China ; Hung Chun Kit ; Hamdi, M. ; Chi Ying Tsui

High-performance input-queued switches require high-speed scheduling algorithms while maintaining good performance. Various round-robin scheduling algorithms for virtual output queuing (VOQ) crossbar-based packet switch architectures have been proposed. It has been demonstrated that they can operate at high speed (e.g., OC192), and are relatively simple to implement in hardware. In particular, a group of fully desynchronized round-robin scheduling algorithms, named SRR (static round robin matching), achieve pretty good delay performance while easy to implement. The main problem with these arbitration algorithms is that they are not stable under non-uniform traffic. In this paper, based on the concept of both randomized algorithms and SRR, we propose a new scheduling algorithm, termed DRDSRR (derandomized rotating double static round-robin), which is shown to be stable under all Bernoulli i.i.d. admissible traffic and performs better than SRR.. In addition, we also propose a novel pipelining scheme for the hardware implementation of these scheduling algorithms which can achieve one more iteration within each cycle time, and hence better performance, when compared with the pipelining schemes used in conventional designs.

Published in:

High Performance Interconnects, 2002. Proceedings. 10th Symposium on

Date of Conference:

2002