A 0.1/spl mu/A standby current, bouncing-noise-immune 1Mb SRAM

This paper describes a 1Mb SRAM with a standby current of 0.1μA, employing, as cell load devices, p-channel, polysilicon transistors with offset gate-drain structure, stacked on n-channel driver transistors.