Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Bus encoding architecture for low-power implementation of an AMBA-based SoC platform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
4 Author(s)
Osborne, S. ; ALBA Campus, Inst. for Syst. Level Integration, Livingston, UK ; Erdogan, A.T. ; Arslan, T. ; Robinson, D.

Advanced microcontroller bus architecture (AMBA) is rapidly becoming the de facto standard for new system-on-chip (SoC) designs. The bus protocol is complex, making any peripherals that can interface to it valuable intellectual property (IP). This paper presents a low-power bus encoding architecture which is able to deal with the complex advanced high-performance bus (AHB) protocol within AMBA, which involves multiple burst transfers. The architecture is targeted for a low-power SoC platform to be used in a miniaturised low power application area. The paper describes the SoC platform and the bus encoding architecture, and provides results with a design synthesised at 0.35 μm CMOS technology indicating up to 22% power saving

Published in:

Computers and Digital Techniques, IEE Proceedings -  (Volume:149 ,  Issue: 4 )