By Topic

On the low-power implementation of FIR filtering structures on single multiplier DSPs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Erdogan, A.T. ; Dept. of Electron. & Electr. Eng., Edinburgh Univ., UK ; Arslan, T.

The authors present three multiplication schemes for the low-power implementation of finite-impulse response (FIR) filters on single multiplier complementary metal-oxide-semiconductor (CMOS) digital signal processors (DSPs). The schemes achieve power reduction through the minimization of switching activity at one or both inputs of the multiplier. In addition, these schemes are characterized by their flexibility since they tradeoff implementation cost against power consumption. Results are provided for a number of example FIR filters demonstrating power savings ranging from 20% with schemes which can be implemented on existing common DSPs, and up to 51% with schemes using enhanced DSP architectures

Published in:

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on  (Volume:49 ,  Issue: 3 )