By Topic

VLSI suitable synchronization algorithms and architecture for IEEE 802.11a Physical Layer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
L. Schwoerer ; Nokia Res. Center, Bochum, Germany

A complete modem ASIC has been designed at Nokia Research Center, Bochum, to meet IEEE 802.11 a Physical Layer requirements. This paper gives an overview of the implemented synchronization algorithms, i.e. packet detection, frequency synchronization and fine-timing synchronization. Especially the optimization of these algorithms for an area- and power-efficient design and the resulting architecture are pointed out.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:5 )

Date of Conference:

26-29 May 2002