Scheduled System Maintenance:
On May 6th, system maintenance will take place from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). During this time, there may be intermittent impact on performance. We apologize for the inconvenience.
By Topic

Very high-speed BJT buffer for track-and-hold amplifiers with enhanced linearity

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Aksin, D.Y. ; Dept. of Electr. Eng., Texas A&M Univ., College Station, TX, USA ; Maloberti, F.

This paper presents new design techniques to enhance low and high frequency track mode linearity of the switched emitter follower structure used in very high-speed track-and-hold amplifiers. Simulations using a 0.8 μm 5 V SiGe BICMOS process and symbolic harmonic distortion analysis verify the performance of the proposed techniques. Analysis results show a third harmonic better than -105 dB with 1.5 Vpp, at 100 MHz for a 1.6 pF hold capacitor.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:5 )

Date of Conference:

2002